d4891229e9
* [ShaderCompiler] Fix packed 10 and 11 bit buffer format layouts * [SpirvTranslator] Pass W as the pixel position input instead of its reciprocal * [SpirvTranslator] Keep lane spills in per invocation slots for all 64 lanes * [SpirvTranslator] Match the hardware float conversion and NaN rules * [SpirvTranslator] Apply VOP3 sign modifiers to conditional mask sources * [GPU] Download guest DCC metadata before a known target is sampled * [ShaderCompiler] End bit scan image tables at a sampler loaded from the same base * [ShaderCompiler] Treat image table candidates with unsupported formats as null |
||
|---|---|---|
| .. | ||
| Templates | ||
| Gen5MslArgumentLayout.cs | ||
| Gen5MslShader.cs | ||
| Gen5MslTranslator.Alu.cs | ||
| Gen5MslTranslator.DataShareSwizzle.cs | ||
| Gen5MslTranslator.Pixel.cs | ||
| Gen5MslTranslator.Resources.cs | ||
| Gen5MslTranslator.cs | ||
| MslFixedShaders.cs | ||
| MslTemplates.cs | ||
| SharpEmu.ShaderCompiler.Metal.csproj | ||